mp20042 dual, low noise, high psrr 200ma linear regulator mp20042 rev. 0.9 www.monolithicpower.com 1 9/28/2009 mps proprietary information. unaut horized photocopy and duplication prohibited. ? 2009 mps. all rights reserved. the future of analog ic technology description the mp20042 is a dual-channel, micropower, low noise, low dropout and high psrr linear regulator. the output voltage of mp20042 ranges from 1.2v to 5.0v and 1% accuracy by operating from a +2.5v to +6.0v input. the mp20042 can supply up to 200ma of load current at each channel. the mp20042 uses an internal pmos as the pass element, which consumes 114 a supply current (both ldos on) at no load condition. the en1 and en2 pins control each output respectively. when both channels shutdown simultaneously, the chip will be turned off and consume nearly zero operation current which is suitable for battery-power devices. the mp20042 features current limiting and over temperature protection. it is available in a 2mm x 2mm qfn8 package. features ? two ldos in a 2mmx2mm qfn8 package ? up to 200ma output current (per channel) ? dual enable pins control each output ? 72db psrr at 1khz ? 11 v rms low noise output ? 110mv dropout at 100ma load ? very fast transient responses with small output capacitor ? current limiting and thermal protection applications ? cellular phones ? battery-powered equipment ? laptop, notebook, and palmtop computers ? hand-held equipment ? wireless lan ?mps? and ?the future of analog ic technology? are registered trademarks of monolithic power systems, inc. typical application en2 en1 out2 out1 in gnd out2 out1 en1 en2 mp20042 c in c out2 c out1 in
mp20042-dual, low noise, high psrr, 200ma linear regulator mp20042 rev. 0.9 www.monolithicpower.com 2 9/28/2009 mps proprietary information. unaut horized photocopy and duplication prohibited. ? 2009 mps. all rights reserved. ordering information* part number v out1 v out2 package temperature top marking MP20042DG-JG-LF-Z 2.5v 1.8v 7e mp20042dg-zs-lf-z 5.0v 3.3v 7l mp20042dg-pn-lf-z 3.0v 2.85v 8l mp20042dg-dd-lf-z 1.85v 1.85v 9l mp20042dg-sj-lf-z 3.3v 2.5v 2m mp20042dg-mg-lf-z 2.8v 1.8v qfn8 (2mmx2mm) -40c to +85c 3m * other output voltage versions between 1.2v and 5.0v are ava ilable in 100mv increments. contact factory for availability. ordering guide** mp20042dg- -lf-z v out2 v out1 package type g: qfn (2mm x 2mm x 1mm) ** for rohs compliant packaging, add suffix - lf (e.g. mp20042dg- -lf); for tape and reel, add suffix -z (e.g. mp20042dg- -lf-z) output voltage selector guide*** code v out code v out c 1.2 t 2.65 b 1.3 l 2.7 f 1.5 m 2.8 w 1.6 n 2.85 g 1.8 v 2.9 d 1.85 p 3.0 y 1.9 q 3.1 h 2.0 x 3.15 e 2.1 r 3.2 j 2.5 s 3.3 k 2.6 z 5.0 *** code in bold are standard versions. for other output voltages between 1.2v and 5.0v contact factory for availability. minimum order quantity on non-standard versions is 25,000 units. package reference vout1 vin en1 gnd vout2 nc nc en2 8 7 6 5 1 2 3 4 top view
mp20042-dual, low noise, high psrr, 200ma linear regulator mp20042 rev. 0.9 www.monolithicpower.com 3 9/28/2009 mps proprietary information. unaut horized photocopy and duplication prohibited. ? 2009 mps. all rights reserved. absolute mximum ratings (1) supply input voltage ................................. 6.5v continuous power dissipation (t a = +25c) (2) ??????????????????.1.25w operation temperature range ... -40c to 85c storage temperature range ..... -65c to 150c lead temperature (soldering, 10sec) .....260c recommended operating conditions (3) supply input voltage.......................2.5v to 6.0v enable input voltage .........................0v to 6.0v junction temperature range . ?40 c to +125 c thermal resistance (4) ja jc 2x2 qfn8 ............................... 80 ...... 16. .. c/w notes: 1) exceeding these ratings may cause permanent damage to the device. 2) the maximum allowable power dissipation is a function of the maximum junction temperature t j (max), the junction-to- ambient thermal resistance ja , and the ambient temperature t a . the maximum allowable continuous power dissipation at any ambient temperature is calculated by p d (max)=(t j (max)- t a )/ ja . exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. internal thermal shutdown circuitry protects the device from permanent damage. 3) the device is not guaranteed to function outside its operating conditions. 4) measured on jesd51-7 4-layer board.
mp20042-dual, low noise, high psrr, 200ma linear regulator mp20042 rev. 0.9 www.monolithicpower.com 4 9/28/2009 mps proprietary information. unaut horized photocopy and duplication prohibited. ? 2009 mps. all rights reserved. electrical characteristics v in =3.6v, v out1 =2.5v, v out2 =1.8v, c in =c out1 =c out2 =2.2uf, en1=en2=v in , typical value at t a =25 c for each ldo unless otherwise noted. notes: 5) load regulation= () out(max ) out(min) out i out i out nom vv (%) v ?? ?? ?? ?? ? 6) dropout voltage is defined as the input to output different ial when the output voltage drops 100mv below its nominal value. 7) line regulation= () in(max ) in(min) out v out v in(min) out(nom) in max vv (% / v) vv v ?? ?? ?? ?? ? ?? ? ?? pin functions pin # name description 1 vout1 channel 1 output voltage 2 vin supply input pin 3 en1 channel 1 enable (active high). do not float this pin. 4 gnd common ground 5 en2 channel 2 enable (active high). do not float this pin. 6, 7 nc 8 vout2 channel 2 output voltage parameter symbol condition min typ max units output voltage accuracy (load regulation) (5) v out i load = 1ma to 200ma -1 +1 % maximum output current i max continuous 200 ma current limit i lim r load =1 450 ma quiescent current i g no load 114 ua i out = 100ma 110 mv dropout voltage (6) v drop i out = 200ma 250 mv line regulation (7) ? v line v in =(v out +0.4v or 2.5v) to 6v, i out =1ma -0.05 +0.05 %/v en input high threshold v ih v in = 2.5v to 6.0v 1.6 v en input low threshold v il v in = 2.5v to 6.0v 0.45 v en input bias current i sd en = v in =6.5v 300 na shutdown supply current i gsd en1 = en2 = gnd 0.03 1 ua thermal shutdown temperature t sd 140 c thermal shutdown hysteresis t sd 10 c output voltage noise 10hz to 100khz, c out =4.7 f, i load =1ma 11 v rms 100hz, c out = 2.2 f, i load = 100ma 72 db 1khz , c out = 2.2 f, i load = 100ma 72 db output voltage ac psrr 100khz , c out = 2.2 f, i load = 100ma 47 db
mp20042-dual, low noise, high psrr, 200ma linear regulator mp20042 rev. 0.9 www.monolithicpower.com 5 9/28/2009 mps proprietary information. unaut horized photocopy and duplication prohibited. ? 2009 mps. all rights reserved. typical performanc e characteristics v in =3.6v, v out1 =2.5v, v out2 =1.8v, c in =c out1 =c out2 =2.2uf, en1=en2=v in , typical value at t a = 25 c for both channel enabled. 0 10 20 30 40 50 60 70 80 10 100 1000 10000 100000 1000000 0 20 40 60 80 100 120 100 1000 10000 100000 1000000 frequency(hz) frequency(hz) input voltage (v) 0 30 60 90 120 150 180 2.5 3 3.5 4 4.5 5 5.5 6 -20 0 20 40 60 85 v out 10mv/div v in 1v/div line transient response v out =3.5v to 4.5v, c in =0uf, c out =2.2uf no load 1ms/div v out 10mv/div i load 50ma/div 1ms/div v out 1v/div v en 5v/div load transient response v in =3.6v, v out =1.8v i load =0 to 80ma, with resistor load en pin shut down response v in =3.6v, v out =1.8v, v en =0 to 5v i load =50ma, with resistor load power supply rejection ratio vs. frequency channel-to-channel isolation vs. frequency quiescent current vs. temperature quiescent current vs. supply voltage 200 channel isolation (db) power supply rejection ratio (db) 150 100 50 0 dropout voltage vs. temperature dropout voltage (mv) 200 220 240 260 280 300 -40 -20 0 20 40 60 85 i load =200ma -40 -20 0 20 40 60 85 out voltage accuracy vs. temperature out voltage accuracy (%) -0.25 -0.20 -0.15 -0.10 -0.05 0.00 0.05 0.10 0.15 0.20 0.25
mp20042-dual, low noise, high psrr, 200ma linear regulator mp20042 rev. 0.9 www.monolithicpower.com 6 9/28/2009 mps proprietary information. unaut horized photocopy and duplication prohibited. ? 2009 mps. all rights reserved. block diagram figure1?functional block diagram operation the mp20042 integrates two low noise, low dropout, low quiescent current and high psrr linear regulators. it is intended for use in devices that require very low voltage, low quiescent current power such as wireless lan, battery- powered equipment and hand-held equipment. the mp20042 uses internal pmoss as the pass elements and features internal thermal shutdown and an internal current limit circuit. dropout voltage dropout voltage is the minimum input to output differential voltage required for the regulator to maintain an output voltage within 100mv of its nominal value. because the pmos pass element behaves as a low-value resistor, the dropout voltage of mp20042 is very low. shutdown the mp20042 can be switched on or off by a logic input at the en pin. a high voltage at this pin will turn the device on. when the en pin is low, the regulator output is off. the en pin should be tied to vin to keep the regulator output always on if the application does not require the shutdown feature. do not float the en pin. current limit the mp20042 includes two independent current limit structures which monitor and control each pmos?s gate voltage limiting the guaranteed maximum output current to 200ma. thermal protection thermal protection turns off the pmos when the junction temperature exceeds +140oc, allowing the ic to cool. when the ic?s junction temperature drops by 10oc, the pmos will be turned on again. thermal protection limits total power dissipation in the mp20042. for reliable operation, junction temperature should be limited to 125 oc maximum. load-transient considerations the output response of load-transient consists of a dc shift and transient response. because of the excellent load regulation of mp20042, the dc shift is very small. the output voltage transient depends on the output capacitor?s value and the esr. increasing the capacitance and decreasing the esr will improve the transient response. typical output voltage transient spike of mp20042 for a step change in the load current from 0ma to 80ma is tens mv.
mp20042-dual, low noise, high psrr, 200ma linear regulator mp20042 rev. 0.9 www.monolithicpower.com 7 9/28/2009 mps proprietary information. unaut horized photocopy and duplication prohibited. ? 2009 mps. all rights reserved. application information power dissipation the power dissipation for any package depends on the thermal resistance of the case and circuit board, the temperature difference between the junction and ambient air, and the rate of airflow. the power dissipation across the device can be represented by the equation: p = (v in - v out ) i out the allowable power dissipation can be calculated using the following equation: p (max) = (t junction - t ambient ) / ja where (t junction - t ambient ) is the temperature difference between the junction and the surrounding environment, ja is the thermal resistance from the junction to the ambient environment. connect the gnd pin of mp20042 to ground using a large pad or ground plane helps to channel heat away. input capacitor selection using a capacitor whose value is >0.47f on the mp20042 input and the amount of capacitance can be increased without limit. larger values will help improve line transient response with the drawback of increased size. ceramic capacitors are preferred, but tantalum capacitors may also suffice. output capacitor selection the mp20042 is designed specifically to work with very low esr ceramic output capacitor in space-saving and performance consideration. a ceramic capacitor in the range of 0.47f and 10f, and with esr lower than 1.2 ? is suitable for the mp20042 application circuit. output capacitor of larger values will help to improve load transient response and reduce noise with the drawback of increased size. load current (ma) unstable stable 0.1 1 10 100 0 40 80 120 160 200 figure 2?relationship between esr and ldo stability reverse current path the pmos used in the mp20042 has an inherent diode connected between input and output (see figure3). if v out - v in is more than a diode-drop, this diode gets forward biased and starts to conduct. to avoid misoperation, an external schottky connected in parallel with the internal parasitic diode prevents it from being turned on by limiting the voltage drop across it to about 0.3v (see figure 4). figure 3?inherent diode connected between each regulator input and output figure 4?external schottky diode connected in parallel with the internal parasitic diode
mp20042-dual, low noise, high psrr, 200ma linear regulator mp20042 rev. 0.9 www.monolithicpower.com 8 9/28/2009 mps proprietary information. unaut horized photocopy and duplication prohibited. ? 2009 mps. all rights reserved. pcb layout guide pcb layout is very important to achieve good regulation, ripple rejection, transient response and thermal performance. it is highly recommended to duplicate evb layout for optimum performance. if change is necessary, please follow these guidelines and take figure ? for reference. 1) input and output bypass ceramic capacitors are suggested to be put close to the in pin and out pin respectively. 2) ensure all feedback connections are short and direct. place the feedback resistors and compensation components as close to the chip as possible. 3) connect in, out and especially gnd respectively to a large copper area to cool the chip to improve thermal performance and long-term reliability. en2 en1 out2 out1 in gnd out2 out1 en r1 r2 1 en2 mp20042 c in c out2 c out1 in top layer figure 5?pcb layout
mp20042-dual, low noise, high psrr, 200ma linear regulator notice: the information in this document is subject to change wi thout notice. users should warra nt and guarantee that third party intellectual property rights are not infringed upon w hen integrating mps products into any application. mps will not assume any legal responsibility for any said applications. mp20042 rev. 0.9 www.monolithicpower.com 9 9/28/2009 mps proprietary information. unaut horized photocopy and duplication prohibited. ? 2009 mps. all rights reserved. package information 2mm x 2mm qfn8 top view 1 8 54 bottom view 1.90 2.10 0.45 0.65 1.90 2.10 1.05 1.25 0.50 bsc 0.18 0.30 pin 1 id marking 0.60 0.50 0.25 recommended land pattern 1.90 note: 1) all dimensions are in millimeters. 2) exposed paddle size does not include mold flash. 3) lead coplanarity shall be 0.10 millimeter max. 4) drawing conforms to jedec mo-229, variation vccd-3. 5) drawing is not to scale. pin 1 id see detail a 0.70 pin 1 id option a r0.20 typ. pin 1 id option b r0.20 typ. detail a 0.25 0.45 pin 1 id index area side view 0.00 0.05 0.80 1.00 0.20 ref 1.20
|
